VSync 924 Dokumentacja Pobierz pdf (Strona 53)

Matrox Solios eCL/XCL acquisition section 53

write to four. This means that using Matrox Solios eCL/XCL-F, for example, you

could only grab from an 8-tap x 8-bit video source if four of the taps carry pixels

that are sequential to the other four taps. To establish the number of

non-sequential memory regions to which your video source must write, refer to

the documentation accompanying your video source.

Matrox Solios eCL/XCL-B also supports power-over Camera Link (PoCL) video

sources. The PoCL protection on-board fuse can sustain a current of 0.4 A at up

to 45°C.

ChannelLink receivers

Matrox Solios eCL/XCL-B uses one ChannelLink receiver for video input(s).

Matrox Solios eCL/XCL dual-Base/single-Medium uses two ChannelLink

receivers that can be used synchronously (single-Medium mode) or

asynchronously (dual-Base mode). Finally, Matrox eCL/XCL-F uses three

ChannelLink receivers synchronously.

Each ChannelLink receiver on Matrox Solios eCL/XCL can receive up to 24 bits

of video data and 4 bits of synchronization and field data from the video source,

as serialized data over four LVDS pairs. A clock is received from the video source

over a fifth LVDS pair.

Tn: tap n, where n indicates the tap.

T1 T1

T2 T2

T5 T5

T6 T6

T7 T7

T8 T8

T3 T3

T4 T4

Supported tap configuration for

Matrox Solios eV-CLB and eV-CLBL

in single-Medium configuration

Supported tap configuration for

Matrox Solios eV-CLF and eV-CLFL

1 2 ... 48 49 50 51 52 53 54 55 56 57 58 ... 159 160

Brak uwag

VSync 924 Dokumentacja Strona 53